FORM PTO-1449	ATTY. DOCKET NO. 0057-011	SERIAL NO. 10/801,942
	APPLICANT Moore (et al)	
	FILING DATE March 16, 2004	GROUP 2183

REFERENCE DESIGNATION **U.S. PATENT DOCUMENTS**

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS
	AA	3,757,306	September 4, 1973	Boone	340	172.5
	AB	4,107,773	August 15, 1978	Gilbreath et al.	364	200
	AC	4,215,422	July 29, 1980	McCray et al.	364	900
	AD	4,298,932	November 3, 1981	Sams	364	200
	AE	4,462,074	July 24, 1984	Linde	364	200
	AF	4,589,067	May 13, 1986	Porter et al.	364	200
	AG	4,821,231	April 11, 1989	Cruess et al.	364	900
	AH	4,984,151	January 8, 1991	Dujari	364	200
	AI	5,053,952	October 1, 1991	Koopman et al.	364	200
	AJ	5,218,682	June 8, 1993	Frantz	395	325
	AK	5,317,735	May 31, 1994	Schomberg	395	650
	AL	5,319,757	June 7, 1994	Moore et al.	395	375
	AM	5,359,568	October 25, 1994	Livay et al.	365	221
	AN	5,375,238	December 20, 1994	Ooi	395	700
	AO	5,390,304	February 14, 1995	Leach et al.	395	375
	AP	5,396,609	March 7, 1995	Schmidt et al.	395	425
	AQ	5,410,723	April 25, 1995	Schmidt et al.	395	800
	AR	5,440,749	August 8, 1995	Moore et al.	395	800
	AS	5,485,624	January 16, 1996	Steinmetz et al.	395	775
	AT	5,535,417	July 9, 1996	Baji et al.	395	842
	AU	5,551,045	August 27, 1996	Kawamoto et al.	395	775
	AV	5,657,485	August 12, 1997	Streitenberger et al.	395	595
	AW	5,692,197	November 25, 1997	Narad et al.	395	750
	AX	5,706,491	January 6, 1998	McMahan	395	581

EXAMINER	DATE CONSIDERED

FORM PTO-1449	ATTY. DOCKET NO. 0057-011	SERIAL NO. 10/801,942
	APPLICANT Moore (et al)	
	FILING DATE March 16, 2004	GROUP 2183

REFERENCE DESIGNATION **U.S. PATENT DOCUMENTS**

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS
	AY	5,717,943	February 10, 1998	Barker et al.	395	800
	AZ	5,727,194	March 10, 1998	Shridhar et al.	395	588
	BA	5,752,259	May 12, 1998	Tran	711	125
	BB	5,826,101	October 20, 1998	Beck et al.	395	800.34
	BC	5,893,148	April 6, 1999	Genduso et al.	711	132
	BD	5,911,082	June 8, 1999	Monroe et al.	395	800.35
	BE	6,003,128	December 14, 1999	Tran	712	241
	BF	6,038,655	March 14, 2000	Little et al.	712	32
	BG	6,112,296	August 29, 2000	Witt et al.	712	222
	BH	6,145,072	November 7, 2000	Shams et al.	712	22
	BI	6,148,392	November 14, 2000	Liu	712	202
	BJ	6,178,525	January 23, 2001	Warren	714	37
	BK	6,219,685	April 17, 2001	Story	708	498
	BL	6,223,282	April 24, 2001	Kang	712	241
	BM	6,279,101	August 21, 2001	Witt et al.	712	215
	BN	6,353,880	March 5, 2002	Cheng	712	200
	BO	6,367,005	April 2, 2002	Zahir et al.	712	228
	BP	6,381,705	April 30, 2002	Roche	713	601
	BQ	6,427,204	July 30, 2002	Arimilli et al.	712	206
	BR	6,449,709	September 10, 2002	Gates	712	202
	BS	6,507,649	January 14, 2003	Tovander	379	230
	BT	6,598,148	July 22, 2003	Moore et al.	712	32
	BU	6,665,793	December 16, 200	Zahir et al.	712	228
	BV	6,725,361	April 20, 2004	Rozas et al.	712	222

EXAMINER	DATE CONSIDERED

FORM PTO-1449	ATTY. DOCKET NO. 0057-011	SERIAL NO. 10/801,942
	APPLICANT Moore (et al)	
	FILING DATE March 16, 2004	GROUP 2183

REFERENCE DESIGNATION **U.S. PATENT DOCUMENTS**

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS
	BW	6,825,843	November 30, 2004	Allen et al.	345	522
	BX	6,826,674	November 30, 2004	Sato	712	200
	BY	6,845,412	January 18, 2005	Boike et al.	710	36
	BZ	6,959,372	October 25, 2005	Hobson et al.	711	168
	CA	7,028,163	April 11, 2006	Kim et al.	712	202
	CB	7,079,046	July 18, 2006	Tanaka	340	870.07
	CC	7,136,989	November 14, 2006	Ishii	712	23
	CD	7,155,602	December 26, 2006	Poznanovic	713	1
	CE	7,197,624	March 27, 2007	Pechanek et al.	712	11
	CF	7,269,805	September 11, 2007	Ansari et al.	716	4
	CG	2002/0010844	January 24, 2002	Noel et al.	711	153
	CH	2003/0217242	November 20, 2003	Wybenga et al.	711	163
	CI	2004/0003219A1	January 1, 2004	Uehara	712	241
	CJ	2004/0059895	March 25, 2004	May et al.	712	223
	CK	2004/0143638	July 22, 2004	Beckmann et al.	709	212
	CL	2005/0114565	May 26, 2005	Gonzalez et al.	710	36
	CM	2005/0149693	July 7, 2005	Barry	712	34
	CN	2005/0223204	October 6, 2005	Kato	712	241
	CO	2006/0101238	May 11, 2006	Bose et al.	712	206
	CP	2006/0149925	July 6, 2006	Nguyen et al.	712	23
	CQ	2006/0248317	November 2, 2006	Vorbach et al.	712	221
	CR	2007/0113058	May 17, 2007	Tran et al.	712	241

EXAMINER	DATE CONSIDERED

FORM PTO-1449	ATTY. DOCKET NO.	0057-011	SERIAL NO.	10/801,942
	APPLICANT	Moore (et al)		
	FILING DATE	March 16, 2004	GROUP	2183

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	TRANSLATION	
							YES	NO
	CS	DE3937807	May 23, 1990	Vaillant Joh Gmbh & Co.	H 04 L	29/06		
	CT	EP0156654	October 2, 1985	Mitsubishi Elec. Corp.	H 04 L	5/14		
	CU	EP0227319	July 1, 1987	Analog Devices Inc.	G 06 F	9/38		
	CV	EP0992896	April 12, 2000	Texas Instruments, Inc.	G 06 F	9/38		
	CW	EP1182544	February 27, 2002	Sun Microsystems, Inc.	G 06 F	9/38		
	CX	EP1821211	August 22, 2007	Technology Properties, Ltd.	G 06 F	9/48		
	CY	WO97/015001	April 24, 1997	Patriot Scientific Corp.	G 06 F	N/A		
	CZ	WO2000/042506	July 20, 2000	AXIS AB	G 06 F	15/16		
	DA	WO2002/050700	June 27, 2002	Picochip Designs Ltd.	G 06 F	15/78		
	DB	WO2002/088936	November 7, 2002	PortalPlayer Inc.	G 06 F	9/00		
	DC	WO2003/019356	March 6, 2003	Adelante Technologies B.V.	G 06 F	9/32		
	DD	WO2005/091847	October 6, 2005	Technology Properties, Ltd.	N/A	N/A		

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

	DE	Ambric's New Parallel Processor: Globally Asynchronous Architecture Eases Parallel Programming; Tom R. Halfhill; Microprocessor Report, Scottsdale, AZ; October 10, 2006; pp 1-9.
	DF	An Asynchronous Array of Simple Processors for DSP Applications; Zhiyi et al., Yu; IEEE International Conference Digest of Technical Papers, February 6-9 2006; Pages 1696-1705.
	DG	An Improved Dynamic Register Array Concept for High-Performance RISC Processors; Scholz, T. et al.; IEEE; 1995; Pgs. 181-190.
	DH	An Instruction Buffer for Low-Power DSP; Brackenbury, M. L. L.; Advanced Research In Asynchronous Circuits And Systems, 2000 (ASYNC 2000) Proceedings, Sixth international Symposium On Eilat, Israel, 2-6 APR 2000; Los Alamitos, CA, USA; IEEE Comput. Soc., US; 2 APR 2000, pp 176-186.
	DI	An Ultra Low-Power Processor for Sensor Networks; Ekanayake et al., V.; Sigplan Notices ACM, vol.39, no. 11, November 2004; Pages 27-36.
	DJ	ASPRO-216: A Standard-Cell Q.D.I. 16-Bit RISC Asynchronous Microprocessor; Renaudin et al.; Proceedings. International Symposium On Advanced Research In Asychronous Circuits And Systems; 1 January 1989, Page 2231
	DK	BitSNAP: Dynamic Significance Compression for a Low-Energy Sensor Network Asynchronous Processor; Ekanayake et al., V.N.; Asynchronous Circuits & Systems, March 14-16 2005; Pp 144-154.

EXAMINER	DATE CONSIDERED

FORM PTO-1449	ATTY. DOCKET NO. 0057-011	SERIAL NO. 10/801,942
	APPLICANT Moore (et al)	
	FILING DATE March 16, 2004	GROUP 2183

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

	DL	B16 - Ein Forth Prozessor im FPGA; Bernd Paysan; INET (Online); 2 February 2003, XP002490986; Retreived from the Internet: url:http://www.jwdt.com/{paysan/b16.pdf> page 1
	DM	C18 Colorforth Compiler; Chuck Moore; EUROFORTH 2001 (Online); 26 November 2001, XP002490985, Schloss Dagstuhl, Saarland, Germany; Retreived from the Internet: url:http://www.complang.tuwien.ac.at/anton/euroforth/ef01/moore01a.pdf> page 1
	DN	Computer Architecture: a Quantitative Approach; Hennessy et al., John L.; Morgan Kaufmann Publishers, 3rd Edition, 2003; Page 98.
	DO	Connection Machine Model CM-5 System Overview; Palmer et al., Thinking Machine Corp., Cambridge, Mass., IEEE July,1992, Pgs. 474-483.
	DP	Datawave: A Single-Chip Multiprocessor for Video Applications; Schmidt et al., U.; IEEE Micro, IEEE Service Center, vol. 11, no. 3, June 1, 1991; Pages 22-25, 88.
	DQ	Energy Characterization of a Tiled Architecture Processor with On-Chip Networks; Kim, J.S.; Proceedings of the 2003 International Symposium on Low Power Electronics & Design, August 25-27 2003; Pages 424-427.
	DR	Enhanced Serial Port on the 83C51FA, Intel, November 1987.
	DS	Flits: Pervasive Computing for Processor and Memory Constrained Systems, Majurski et al., NIST, Pgs. 31-38; not dated.
	DT	Forth Session – The Evolution of Forth, Rather et al., Sigplan Notices USA, vol. 28, no. 3, March 1993 (1993-3), Pgs. 177-199.
	DU	Functionally Asynchronous Array Processor for Morphological Filtering of Greyscale Images; Robin et al., F.; IEEE Proceedings: Computers and Digital Techniques, vol. 143, no. 5, September 24, 1996; Pages 273-281.
	DV	IEEE Standard for Boot (Initialization Configuration) Firmware: Core Requirements and Practices, IEEE Std 1275; 1994.
	DW	Introduction to Java's Architecture, Bill Venners, Artima.com; January 8, 1999, Pgs. 1-10.
	DX	Itanium Processor Microarchitecture; Sharangpani, H. et al.: IEEE; 2000; Pgs. 24-43.
	DY	iWarp: A 100-MPOS, LIW Microprocessor for Multicomputers; Peterson et al.; IEEE Micro; IEEE Service Center, Los Alamitos, CA; Vol. 11, no. 3, June 1, 1991, pp 26—29, 81-87.
	DZ	Low-Power Electronics Design; Piguet, Christian; CRC Press, 2005, Pages 7-1 – 7-18.
	EA	M68HC11 Microcontrollers Reference Manual, Motorola, Rev.6, April 2002, p.29-31, 46, 203,234, 549.
	EB	Mikroprozessortechnik – pages 528-533; Flik, T.; 2001, Springer Verlag, Berlin; ISBN: 3-540-42042-8; page 528; figures 8-5a.
	EC	Performance and Power Analysis of Globally Asynchronous Locally Synchronous Multi-Processor Systems, Zhiyi Yu et al., Emerging VLSI Technologies And Architectures, 2006. IEEE Computer Society Annual Symposium On Klarlsruhe, Germany, 02-03 March 2006, Piscataway, NJ, USA, IEEE, 2 March 2006 (2006-03-02) Pgs. 378-383.
	ED	Stack Computers: The New Wave; Koopman, Jr.; Philip; Mountain View Press, La Honda, CA; 1989; Pgs. 1-232.

EXAMINER	DATE CONSIDERED

FORM PTO-1449	ATTY. DOCKET NO.	0057-011	SERIAL NO.	10/801,942
	APPLICANT	Moore (et al)		
	FILING DATE	March 16, 2004	GROUP	2183

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

	EE	Teilzeitarbeit im Prozessor; Frees, W.; Electronik, WEKA Fachzeitschriftenverlag, Poing, DE, vol. 45, no. 9, April 30, 1996; Pages 100-106.
	EF	The Architecture of the SC32 Forth Engine; Hayes et al.; Journal of Forth Application And Research, Institute For Applied Forth Research; Rochester, US; Vol. 5, No. 4, 1989, pp 493-506 (pp 500-501 Fig 3).
	EG	The Computer Engineering Handbook; Oklobdzija, Vojin G.; CRC Press, 2002; Chapter 7: Architectures for Low Power
	EH	The PASM Project: A Study of Reconfigurable Parallel Computing; Siegel et al., H.J.; Parallel Architectures, Algorithms and Networks, June 12-14, 1996; Pages 529-536.
	EI	The Raw Microprocessor: A Computational Fabric For Software Circuits And General-Purpose Programs; Agarwal et al.; IEEE Micro; IEEE , Service Center, Los Alamitos, CA; Vol. 22, no. 2, March 1, 2002, pp 25-35.
	EJ	Use IRAM For Rasterization, Kang Y et al., Image Processing, 1998, ICIP 98. Proceedings. 1998; International Conference on Chicago, IL, USA. 4-7 October 1998, Los Alamitos, CA, USA, IEEE Comput. Soc. US, Vol. 3,4 October 1998 (1998-10-4), Pp 1010-1013
	EK	VBScript Looping Statements; W3Schools; www.w3schools.com/vbscript/vbsript_looping.asp; July 2000.
	EL	XP-002488692 (2.1.3 Adressierungsarten und Befehlsformate); Flik, T.; 2 Der Mikroprozessortechnik; 2001, Springer, Berlin; ISBN: 3-540-42042-8; pp 76-84.
	EM	8Xc251SB Embedded Microcontroller User's Manual, Intel, February 1995, Pgs. 1-9, 9-438, and sections 9-1 to 9-4.
	EN	25x Emulator; Chuck Moore; EUROFORTH 2001 (Online); 26 November 2001, XP002490984, Schloss Dagstuhl, Saarland, Germany; Retreived from the Internet: page 2, para 8, url:http://www.complang.tuwien.ac.at/anton/euroforth/ef01/moore01b.pdf>.

EXAMINER	DATE CONSIDERED